Your shopping cart is empty!
JEDEC is the global leader in developing open standards for the microelectronics industry. With over 4,000 volunteers representing nearly 300 member companies. JEDEC brings manufacturers and suppliers together on 50 different committees, creating standards to meet the diverse technical and developmental needs of the industry. These collaborations ensure product interoperability, benefiting the industry and ultimately consumers by decreasing time-to-market and reducing product development costs.
.05 Low Voltage Swing Terminated Logic (LVSTL05)
$100.00 $201.16
Byte Addressable Energy Backed Interface
$114.00 $228.00
NAND Flash Interface Interopability
$58.00 $116.00
POD135 - 1.35 V Pseudo Open Drain I/O
$33.00 $67.00
Low Power Double Data Rate 5 (LPDDR5)
$177.00 $355.00
POD125 - 1.25 V Pseudo Open Drain I/O
$30.00 $60.00
SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES
$38.00 $76.00
Thermal Test Chip Guideline (Wire Bond Type Chip)
GUIDELINES FOR GaAs MMIC AND FET LIFE TESTING
$36.00 $72.00
ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST
SPECIAL REQUIREMENTS FOR MAVERICK PRODUCT ELIMINATION AND OUTLIER MANAGEMENT
BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS
