• Your shopping cart is empty!

  • IEC 61691-6 Ed. 1.0 en:2009

IEC 61691-6 Ed. 1.0 en:2009

Behavioural languages - Part 6: VHDL Analog and Mixed-Signal Extensions

International Electrotechnical Commission, 12/14/2009

Publisher: IEC

File Format: PDF

$221.00$443.00


Published:14/12/2009

Pages:332

File Size:1 file , 4.8 MB

Note:This product is unavailable in Ukraine, Russia, Belarus

IEC 61691-6:2009(E) Defines IEC 61691-6/IEEE Std 1076.1 language, a hardware description language for the description and the simulation of analog, digital, and mixed-signal systems. The language, also informally known as VHDLAMS, is built on the IEC 61691-1-1/IEEE 1076 (VHDL) language and extends it to provide capabilities of writing and simulating analog and mixed-signal models.

More IEC standard pdf

IEC 60947-9-2 Ed. 1.0 b:2021

IEC 60947-9-2 Ed. 1.0 b:2021

Low-voltage switchgear and controlgear - Part 9-2: Active arc-fault mitigation systems - Optical-based internal arc-detection and mitigation devices

$208.00 $417.00

IEC 62127-1 Ed. 2.0 b:2022

IEC 62127-1 Ed. 2.0 b:2022

Ultrasonics - Hydrophones - Part 1: Measurement and characterization of medical ultrasonic fields

$227.00 $455.00

IEC 62271-106 Ed. 2.0 b:2021

IEC 62271-106 Ed. 2.0 b:2021

High-voltage switchgear and controlgear - Part 106: Alternating current contactors, contactor-based controllers and motor-starters

$227.00 $455.00

IEC 60652 Ed. 3.0 b:2021

IEC 60652 Ed. 3.0 b:2021

Overhead line structures - Loading tests

$47.00 $95.00