IEC 62530-2 Ed. 1.0 en:2021

SystemVerilog - Part 2: Universal Verification Methodology Language Reference Manual

International Electrotechnical Commission, 07/01/2021

Publisher: IEC

File Format: PDF

$256.00$512.00


Published:01/07/2021

Pages:478

File Size:1 file , 5.2 MB

Note:This product is unavailable in Ukraine, Russia, Belarus

The Universal Verification Methodology (UVM) that can improve interoperability, reduce the cost of using intellectual property (IP) for new projects or electronic design automation (EDA) tools, and make it easier to reuse verification components is provided. Overall, using this standard will lower verification costs and improve design quality throughout the industry. The primary audiences for this standard are the implementors of the UVM base class library, the implementors of tools supporting the UVM base class library, and the users of the UVM base class library.

More IEC standard pdf

IEC 60821 Amd.1 Ed. 2.0 en:1999

IEC 60821 Amd.1 Ed. 2.0 en:1999

Amendment 1 - VMEbus - Microprocessor system bus for 1 byte to 4 byte data

$25.00 $51.48

IEC 60745-2-3 Amd.2 Ed. 2.0 b:2012

IEC 60745-2-3 Amd.2 Ed. 2.0 b:2012

Amendment 2 - Hand-held motor-operated electric tools - Safety - Part 2-3: Particular requirements for grinders, polishers and disk-type sanders

$12.00 $25.00

IEC 62128-1 Ed. 1.0 b:2003

IEC 62128-1 Ed. 1.0 b:2003

Railway applications - Fixed installations - Part 1: Protective provisions relating to electrical safety and earthing

$159.00 $319.00

IEC 60439-3 Amd.1 Ed. 1.0 b:1993

IEC 60439-3 Amd.1 Ed. 1.0 b:1993

Amendment 1 - Low-voltage switchgear and controlgear assemblies. Part 3: Particular requirements for low-voltage switchgear and controlgear assemblies intended to be installed in places where unskilled persons have access for their use - Distribution boards

$25.00 $50.00