Your shopping cart is empty!
PDF Preview
International Electrotechnical Commission, 07/01/2021
Publisher: IEC
File Format: PDF
$256.00$512.00
Published:01/07/2021
Pages:1320
File Size:1 file , 16 MB
Note:This product is unavailable in Ukraine, Russia, Belarus
The definition of the language syntax and semantics for SystemVerilog, which is a unified hardware design, specification, and verification language, is provided. This standard includes support for modeling hardware at the behavioral, register transfer level (RTL), and gate-level abstraction levels, and for writing testbenches using coverage, assertions, object-oriented programming, and constrained random verification. The standard also provides application programming interfaces (APIs) to foreign programming languages.
Nuclear power plants - Instrumentation and control systems important to safety - Functional requirements for multiplexed data transmission
$53.00 $107.00
Amendment 1 - Radio-frequency connectors. Part 9: R.F. coaxial connectors with inner diameter of outer conductor 3 mm (0.12 in) with screw coupling - Characteristic impedance 50 ohms (Type SMC)
$95.00 $190.00
Electrical insulation systems - Procedures for thermal evaluation - Part 21: Specific requirements for general-purpose models - Wire-wound applications
$33.00 $66.00
Amendment 1 - Residual current-operated protective devices (RCDs) for household and similar use - Electromagnetic compatibility
$12.00 $25.00
