SystemVerilog is a Unified Hardware Design, Specification and Verification language that is based on the work done by Accellera, a consortium of Electronic Design Automation (EDA), semiconductor, and system companies. The proposed project will create an IEEE standard that is leveraged from Accellera SystemVerilog 3.1a. The new standard will include design specification methods, embedded assertions language, test bench language including coverage and assertions API, and a direct programming interface. The proposed SystemVerilog standard enables a productivity boost in design and validation, and covers design, simulation, validation, and formal assertion based verification flows.
More IEEE standard pdf
IEEE 1313.1-1996
IEEE Standard for Insulation Coordination - Definitions, Principles and Rules
$67.00 $134.00
IEEE C37.239-2010
IEEE Standard for Common Format for Event Data Exchange (COMFEDE) for Power Systems
$62.00 $125.00
IEEE 1526-2003
IEEE Recommended Practice for Testing the Performance of Stand-Alone Photovoltaic Systems
$52.00 $104.00
IEEE C37.47-2000
American National Standard for High Voltage Current-Limiting Type Distribution Class Fuses and Fuse Disconnecting Switches
$35.00 $70.00