IEEE 1800.2-2020

IEEE Standard for Universal Verification Methodology Language Reference Manual

IEEE, 09/14/2020

Publisher: IEEE

File Format: PDF

$134.00$269.00

Description

Published:14/09/2020

Pages:456

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard establishes the Universal Verification Methodology (UVM), a set of application programming interfaces (APIs) that defines a base class library (BCL) definition used to develop modular, scalable, and reusable components for functional verification environments. The APIs and BCL are based on the IEEE standard for SystemVerilog, IEEE Std 1800(TM).

More IEEE standard pdf

IEEE 1516-2010

IEEE Standard for Modeling and Simulation (M&S) High Level Architecture (HLA)-- Framework and Rules

$61.00 $123.00

IEEE C57.113-2010

IEEE Recommended Practice for Partial Discharge Measurement in Liquid-Filled Power Transformers and Shunt Reactors

$43.00 $87.00

IEEE 1516.1-2010

IEEE Standard for Modeling and Simulation (M&S) High Level Architecture (HLA)-- Federate Interface Specification

$108.00 $216.00

IEEE C37.13.1a-2010

IEEE Standard for Definite-Purpose Switching Devices for Use in Metal-Enclosed Low-Voltage Power Circuit Breaker Switchgear Amendment 1: Revise Short-Circuit Rating and Test Requirement

$36.00 $73.00