Your shopping cart is empty!
PDF Preview
Association Connecting Electronics Industries, 01/01/2023
Publisher: IPC
File Format: PDF
$90.00$181.00
Published:01/01/2023
Pages:104
File Size:1 file , 7.8 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This document describes the design and assembly challenges and ways to address those challenges for implementing 3D component technology. Recognizing the effects of combining multiple uncased semiconductor die elements in a single-package format can impact individual component characteristics and can dictate suitable assembly methodology. The information contained in this standard focuses on achieving optimum functionality, process assessment, end-product reliability and repair issues associated with 3D semiconductor package assembly and processing.
Rework of Electronic Assemblies & Repair and Modification of Printed Boards and Electronic Assemblies
$172.00 $345.00
HDIS 1998 Conference Proceedings
$63.00 $126.00
Sectional Standard on Rigid PWB Design
$98.00 $197.00
The Layman's Guide to Qualifying a Process to J-STD-001
$43.00 $87.00