IPC J-STD-003C

Solderability Tests for Printed Boards

Association Connecting Electronics Industries, 09/01/2013

Publisher: IPC

File Format: PDF

$91.00$182.00


Published:01/09/2013

Pages:44

File Size:1 file , 1.7 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

J-STD-003C prescribes test methods, defect definitions and illustrations for assessing the solderability of printed board surface conductors, attachment lands and plated-through holes utilizing either tin-lead or lead-free solders. This standard is intended for use by both vendor and user. The objective of the solderability test methods described in this standard is to determine the ability of printed board surface conductors, attachment lands and plated-through holes to wet easily with solder and to withstand the rigors of the printed board assembly processes. This standard describes test methods by which both surface conductors (and attachment lands) and plated-through holes may be evaluated for solderability. Revision "C" contains the latest information about gauge repeatability and reproducibility (GR&R) of solderability tests as well as updated illustrations.

More IPC standard pdf

IPC 7711/7721C

IPC 7711/7721C

Rework, Modification and Repair of Electronic Assemblies

$187.00 $375.00

IPC A-610FC-Telecom(D)1

IPC A-610FC-Telecom(D)1

Telecom Addendum to IPC-A-610 Revision F Acceptability of Electronic Assemblies

$84.00 $168.00

IPC A-620C

IPC A-620C

Requirements and Acceptance for Cable and Wire Harness Assemblies

$108.00 $216.00

IPC 9241

IPC 9241

Guidelines for Microsection Preparation

$90.00 $181.00