IPC J-STD-003C

Solderability Tests for Printed Boards

Association Connecting Electronics Industries, 09/01/2013

Publisher: IPC

File Format: PDF

$91.00$182.00


Published:01/09/2013

Pages:44

File Size:1 file , 1.7 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

J-STD-003C prescribes test methods, defect definitions and illustrations for assessing the solderability of printed board surface conductors, attachment lands and plated-through holes utilizing either tin-lead or lead-free solders. This standard is intended for use by both vendor and user. The objective of the solderability test methods described in this standard is to determine the ability of printed board surface conductors, attachment lands and plated-through holes to wet easily with solder and to withstand the rigors of the printed board assembly processes. This standard describes test methods by which both surface conductors (and attachment lands) and plated-through holes may be evaluated for solderability. Revision "C" contains the latest information about gauge repeatability and reproducibility (GR&R) of solderability tests as well as updated illustrations.

More IPC standard pdf

IPC A-610F-WAM1

IPC A-610F-WAM1

Acceptability of Electronic Assemblies - Incorporates Amendment 1

$91.00 $182.00

IPC 4562A-WAM1

IPC 4562A-WAM1

Metal Foil for Printed Board Applications with Amendment 1

$71.00 $142.00

IPC 1072

IPC 1072

Intellectual Property Protection in Electronic Assembly Manufacturing

$50.00 $101.00

IPC 9691B

IPC 9691B

User Guide for the IPC-TM-650, Method 2.6.25, Conductive Anodic Filament (CAF) Resistance and Other Internal Electrochemical Migration Testing

$91.00 $182.00