• Your shopping cart is empty!

  • JEDEC JEB 15

JEDEC JEB 15

TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS

JEDEC Solid State Technology Association, 11/01/1969

Publisher: JEDEC

File Format: PDF

$70.00$141.00


Published:01/11/1969

Pages:97

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.

More JEDEC standard pdf

JEDEC JEP130B

JEDEC JEP130B

GUIDELINES FOR PACKING AND LABELING OF INTEGRATED CIRCUITS IN UNIT CONTAINER PACKING (TUBES, TRAYS, AND TAPE AND REEL)

$27.00 $54.00

JEDEC JESD47I.01

JEDEC JESD47I.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$36.00 $72.00

JEDEC JESD230C

JEDEC JESD230C

NAND Flash Interface Interoperability

$45.00 $91.00

JEDEC JESD217.01

JEDEC JESD217.01

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

$43.00 $87.00