JEDEC JEB 15

TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS

JEDEC Solid State Technology Association, 11/01/1969

Publisher: JEDEC

File Format: PDF

$70.00$141.00

Description

Published:01/11/1969

Pages:97

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.

More JEDEC standard pdf

JEDEC JESD235B

HIgh Bandwidth Memory DRAM (HBM1, HBM2)

$114.00 $228.00

JEDEC JESD252

SERIAL FLASH RESET SIGNALING PROTOCOL

$26.00 $53.00

JEDEC JESD22-B119

MECHANICAL COMPRESSIVE STATIC STRESS TEST METHODS

$26.00 $53.00

JEDEC JESD251-1

Addendum No. 1 to JESD251, Optional x4 Quad I/O With Data Strobe

$31.00 $62.00