JEDEC JEB 15

TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS

JEDEC Solid State Technology Association, 11/01/1969

Publisher: JEDEC

File Format: PDF

$70.00$141.00

Description

Published:01/11/1969

Pages:97

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.

More JEDEC standard pdf

JEDEC JESD92

PROCEDURE FOR CHARACTERIZING TIME-DEPENDENT DIELECTRIC BREAKDOWN OF ULTRA-THIN GATE DIELECTRICS

$37.00 $74.00

JEDEC JEP119A

A PROCEDURE FOR EXECUTING SWEAT

$37.00 $74.00

JEDEC JESD91-A (R2011)

METHOD FOR DEVELOPING ACCELERATION MODELS FOR ELECTRONIC COMPONENT FAILURE MECHANISMS

$30.00 $60.00

JEDEC JESD22-B111

BOARD LEVEL DROP TEST METHOD OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS

$31.00 $62.00