• Your shopping cart is empty!

  • JEDEC JEB 15

JEDEC JEB 15

TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS

JEDEC Solid State Technology Association, 11/01/1969

Publisher: JEDEC

File Format: PDF

$70.00$141.00


Published:01/11/1969

Pages:97

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This bulletin explains the terminology and methods of measurement for bistable semiconductor microcircuits. It is also intended to be used with the EIA Registration Data Format for semiconductor integrated bistable logic circuits.

More JEDEC standard pdf

JEDEC JESD221

JEDEC JESD221

Alpha Radiation Measurement in Electronic Materials

$37.00 $74.00

JEDEC JESD22-B114A

JEDEC JESD22-B114A

Mark Legibility

$28.00 $56.00

JEDEC JESD47I

JEDEC JESD47I

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$36.00 $72.00

JEDEC JESD9B

JEDEC JESD9B

Inspection Criteria for Microelectronic Packages and Covers

$70.00 $141.00