• Your shopping cart is empty!

  • JEDEC JEP116

JEDEC JEP116

CMOS SEMICUSTOM DESIGN GUIDELINES

JEDEC Solid State Technology Association, 11/01/1991

Publisher: JEDEC

File Format: PDF

$70.00$141.00


Published:01/11/1991

Pages:86

File Size:1 file , 3.4 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The design of ASIC circuits is becoming a significant part of system or product design, yet many problems continue to exist in current design practice. The guidelines in this document provide an explanation of common ASIC design problems and concerns and where possible offer solutions.

More JEDEC standard pdf

JEDEC JEP163

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

$36.00 $72.00

JEDEC JESD209-3C

JEDEC JESD209-3C

Low Power Double Data Rate 3 SDRAM (LPDDR3)

$104.00 $209.00

JEDEC JESD22-A101D

JEDEC JESD22-A101D

STEADY-STATE TEMPERATURE HUMIDITY BIAS LIFE TEST

$26.00 $53.00

JEDEC JEP159A

JEDEC JEP159A

PROCEDURE FOR THE EVQLUQTION OF LOW-k/METAL INTER/INTRA-LEVEL DIELECTRIC INTEGRITY

$37.00 $74.00