• Your shopping cart is empty!

  • JEDEC JEP119A

JEDEC JEP119A

A PROCEDURE FOR EXECUTING SWEAT

JEDEC Solid State Technology Association, 08/01/2003

Publisher: JEDEC

File Format: PDF

$37.00$74.00


Published:01/08/2003

Pages:32

File Size:1 file , 270 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document describes an algorithm for performing the Standard Wafer Level Electromigration Accelerated Test (SWEAT) method with computer controlled instrumentation. The algorithm requires a separate iterative technique (not provided) to calculate the force current for a given target time to failure. This document does not specify what test structure to use with this procedure. However, users of this algorithm report its effectiveness on both straight-lines and via-terminated test structures. Some test-structures design features are provided in JESD87 and in ASTM 1259M - 96.

More JEDEC standard pdf

JEDEC JEP121A

JEDEC JEP121A

REQUIREMENTS FOR MICROELECTRONIC SCREENING AND TEST OPTIMIZATION

$38.00 $76.00

JEDEC JESD22-B113

JEDEC JESD22-B113

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF COMPONENTS FOR HANDHELD ELECTRONIC PRODUCTS

$31.00 $62.00

JEDEC JESD202

JEDEC JESD202

METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONSTANT-CURRENT AND TEMPERATURE STRESS

$30.00 $61.00

JEDEC JP 002

JEDEC JP 002

CURRENT TIN WHISKERS THEORY AND MITIGATION PRACTICES GUIDELINE

$36.00 $72.00