• Your shopping cart is empty!

  • JEDEC JEP122G

JEDEC JEP122G

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES

JEDEC Solid State Technology Association, 10/01/2011

Publisher: JEDEC

File Format: PDF

$81.00$163.00


Published:01/10/2011

Pages:108

File Size:1 file , 2.1 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method.

More JEDEC standard pdf

JEDEC J-STD-033B.1

JEDEC J-STD-033B.1

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFACE-MOUNT DEVICES

$33.00 $67.00

JEDEC JESD96A-1

JEDEC JESD96A-1

Addendum 1 to JESD96A - INTEROPERABILITY AND COMPLIANCE TECHNICAL REQUIREMENTS FOR JEDEC STANDARD JESD96A - RECOMMENDED PRACTICE FOR USE WITH IEEE 802.11N

$28.00 $56.00

JEDEC JESD82-18A

JEDEC JESD82-18A

STANDARD FOR DEFINITION OF THE CUA877 AND CU2A877 PLL CLOCK DRIVERSFOR REGISTERED DDR2 DIMM APPLICATIONS

$31.00 $62.00

JEDEC JESD206

JEDEC JESD206

FBDIMM Architecture and Protocol

$95.00 $191.00