• Your shopping cart is empty!

  • JEDEC JEP122G

JEDEC JEP122G

FAILURE MECHANISMS AND MODELS FOR SEMICONDUCTOR DEVICES

JEDEC Solid State Technology Association, 10/01/2011

Publisher: JEDEC

File Format: PDF

$81.00$163.00


Published:01/10/2011

Pages:108

File Size:1 file , 2.1 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method.

More JEDEC standard pdf

JEDEC JESD8-31

JEDEC JESD8-31

1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE

$24.00 $48.00

JEDEC JEP156A

JEDEC JEP156A

CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION

$33.00 $67.00

JEDEC JESD72A (R2023)

JEDEC JESD72A (R2023)

TEST METHODS AND ACCEPTANCE PROCEDURES FOR THE EVALUATION OF POLYMERIC MATERIALS

$100.00 $201.54

JEDEC JS709C

JEDEC JS709C

Joint JEDEC/ECA Standard: Definition of "Low-Halogen" for Electronic Products

$30.00 $60.00