JEDEC JEP122H

Failure Mechanisms and Models for Semiconductor Devices

JEDEC Solid State Technology Association, 09/01/2016

Publisher: JEDEC

File Format: PDF

$81.00$163.00


Published:01/09/2016

Pages:114

File Size:1 file , 2.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides a list of failure mechanisms and their associated activation energies or acceleration factors that may be used in making system failure rate estimations when the only available data is based on tests performed at accelerated stress test conditions. The method to be used is the Sum-of-the-Failure-Rates method. This publication also provides guidance in the selection of reliability modeling parameters, namely functional form, apparent thermal activation energy values and sensitivity to stresses such as power supply voltage, substrate current, current density, gate voltage, relative humidity, temperature cycling range, mobile ion concentration, etc.

More JEDEC standard pdf

JEDEC JESD 36

JEDEC JESD 36

STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES

$28.00 $56.00

JEDEC JESD55

JEDEC JESD55

STANDARD FOR DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE BiCMOS LOGIC DEVICES

$31.00 $62.00

JEDEC JEP126

JEDEC JEP126

GUIDELINE FOR DEVELOPING AND DOCUMENTING PACKAGE ELECTRICAL MODELS DERIVED FROM COMPUTATIONAL ANALYSIS

$24.00 $48.00

JEDEC JESD54

JEDEC JESD54

STANDARD FOR DESCRIPTION OF 54/74ABTXXX AND 74BCXXX TTL-COMPATIBLE BiCMOS LOGIC DEVICES

$39.00 $78.00