• Your shopping cart is empty!

  • JEDEC JEP123

JEDEC JEP123

GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS

JEDEC Solid State Technology Association, 10/01/1995

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/10/1995

Pages:23

File Size:1 file , 1.1 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The need for this guideline arose from widespread lack of consistency in characterizing electrical parameters of electronic packages, which existed in the industry until the early 1990s. Then, the JEDEC Committee JC-15 provided the forum where various methods were discussed and commonality in approach emerged. The result is that today we have relatively consistent results in measuring and reporting electrical package parameters, as well as specialized tools (e.g., the IPA-510, the interconnect parameter analyzer) which were developed to support the methodology.

More JEDEC standard pdf

JEDEC JESD 209-2B

JEDEC JESD 209-2B

LOW POWER DOUBLE DATA RATE 2 (LPDDR2)

$123.00 $247.00

JEDEC JESD22-C101E

JEDEC JESD22-C101E

FIELD-INDUCED CHARGED-DEVICE MODEL TEST METHOD FOR ELECTROSTATIC DISCHARGE WITHSTAND THRESHOLDS OF MICROELECTRONIC COMPONENTS

$29.00 $59.00

JEDEC JESD79-2F

JEDEC JESD79-2F

DDR2 SDRAM SPECIFICATION

$95.00 $191.00

JEDEC JEP158

JEDEC JEP158

3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions

$31.00 $62.00