• Your shopping cart is empty!

  • JEDEC JEP126

JEDEC JEP126

GUIDELINE FOR DEVELOPING AND DOCUMENTING PACKAGE ELECTRICAL MODELS DERIVED FROM COMPUTATIONAL ANALYSIS

JEDEC Solid State Technology Association, 05/01/1996

Publisher: JEDEC

File Format: PDF

$24.00$48.00


Published:01/05/1996

Pages:8

File Size:1 file , 240 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides a guideline to suppliers of IC components with a template for documenting the numerical simulation assumptions. In addition this guideline also suggests a model environment to reference when comparing various packages or component suppliers. This publication should improve the communication between the package model suppliers. This publication should improve the communication between the package model supplier and the end user.

More JEDEC standard pdf

JEDEC JESD22-A107C

JEDEC JESD22-A107C

Salt Atmosphere

$24.00 $48.00

JEDEC JESD224

JEDEC JESD224

Universal Flash Storage (UFS) Test

$152.00 $305.00

JEDEC JESD79-3-1A

JEDEC JESD79-3-1A

Addendum No. 1 to JESD79-3 - 1.35 V DDR3L-800, DDR3L-1066, DDR3L-1333, and DDR3L-1600

$33.00 $67.00

JEDEC JEP170

JEDEC JEP170

Guidelines for Visual Inspection and Control of Flip Chip Type Components (FCxGA)

$29.00 $59.00