• Your shopping cart is empty!

  • JEDEC JEP126

JEDEC JEP126

GUIDELINE FOR DEVELOPING AND DOCUMENTING PACKAGE ELECTRICAL MODELS DERIVED FROM COMPUTATIONAL ANALYSIS

JEDEC Solid State Technology Association, 05/01/1996

Publisher: JEDEC

File Format: PDF

$24.00$48.00


Published:01/05/1996

Pages:8

File Size:1 file , 240 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication provides a guideline to suppliers of IC components with a template for documenting the numerical simulation assumptions. In addition this guideline also suggests a model environment to reference when comparing various packages or component suppliers. This publication should improve the communication between the package model suppliers. This publication should improve the communication between the package model supplier and the end user.

More JEDEC standard pdf

JEDEC JESD22-B119

JEDEC JESD22-B119

MECHANICAL COMPRESSIVE STATIC STRESS TEST METHODS

$26.00 $53.00

JEDEC JESD251-1

JEDEC JESD251-1

Addendum No. 1 to JESD251, Optional x4 Quad I/O With Data Strobe

$31.00 $62.00

JEDEC JEP001-2A

JEDEC JEP001-2A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - FRONT END TRANSISTOR LEVEL (Wafer Fabrication Manufacturing Sites)

$39.00 $78.00

JEDEC JEP001-3A

JEDEC JEP001-3A

FOUNDRY PROCESS QUALIFICATION GUIDELINES - PRODUCT LEVEL (Wafer Fabrication Manufacturing Sites)

$36.00 $72.00