JEDEC JEP131C

Potential Failure Mode and Effects Analysis (FMEA)

JEDEC Solid State Technology Association, 08/01/2018

Publisher: JEDEC

File Format: PDF

$36.00$72.00

Description

Published:01/08/2018

Pages:28

File Size:1 file , 310 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

JEDEC JEP131C applies to electronic components and subassemblies product and or process development, manufacturing processes and the associated performance requirements in customer applications. These areas should include, but are not limited to: package design, chip design, process development, assembly, fabrication, manufacturing, materials, quality, service, and suppliers, as well as the process requirements needed for the next assembly.

More JEDEC standard pdf

JEDEC JESD99B

TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR MICROELECTRONIC DEVICES

$81.00 $163.00

JEDEC JESD82-19A

DEFINITION OF THE SSTUA32S865 AND SSTUA32D865 28-BIT 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$36.00 $72.00

JEDEC JESD8-3A

ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

$25.00 $51.00

JEDEC JESD 82-27

DEFINITION OF THE SSTUB32869 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$38.00 $76.00