• Your shopping cart is empty!

  • JEDEC JEP143C

JEDEC JEP143C

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES

JEDEC Solid State Technology Association, 07/01/2012

Publisher: JEDEC

File Format: PDF

$38.00$76.00


Published:01/07/2012

File Size:1 file , 340 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this publication is to provide an overview of some of the most commonly used systems and test methods historically performed by manufacturers to assess and qualify the reliability of solid state products. The appropriate references to existing and proposed JEDEC (or EIA) standards and publications are cited. This document is also intended to provide an educational background and overview of some of the technical and economic factors associated with assessing and qualifying microcircuit reliability.

More JEDEC standard pdf

JEDEC JESD32

JEDEC JESD32

STANDARD FOR CHAIN DESCRIPTION FILE

$29.00 $59.00

JEDEC JESD 36

JEDEC JESD 36

STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES

$28.00 $56.00

JEDEC JESD55

JEDEC JESD55

STANDARD FOR DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE BiCMOS LOGIC DEVICES

$31.00 $62.00

JEDEC JEP126

JEDEC JEP126

GUIDELINE FOR DEVELOPING AND DOCUMENTING PACKAGE ELECTRICAL MODELS DERIVED FROM COMPUTATIONAL ANALYSIS

$24.00 $48.00