• JEDEC JEP147

JEDEC JEP147

PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)

JEDEC Solid State Technology Association, 10/01/2003

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/10/2003

Pages:11

File Size:1 file , 260 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This procedure describes a recommended way to measure pin capacitance of devices with SSTL (Stub Series Terminated Logic) interface pins by use of a Vector Network Analyzer. One purpose of this standard procedure is to reduce the lengthy and often inaccurate footnote - usually found around the specification of pin parasitics - to a simple reference to this document. In special cases modifying statements may adjust this procedure to the special needs of certain component.

More JEDEC standard pdf

JEDEC JESD15-1.01

JEDEC JESD15-1.01

COMPACT THERMAL MODEL OVERVIEW

$114.00 $229.40

JEDEC JS-001-2023

JEDEC JS-001-2023

ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing - Human Body Modal (HBM) - Component Level

$101.00 $202.34

JEDEC JESD 82-22.01

JEDEC JESD 82-22.01

INSTRUMENTATION CHIP DATA SHEET FOR FBDIMM DIAGNOSTIC SENSELINES

$23.00 $46.00

JEDEC JESD82-24.01

JEDEC JESD82-24.01

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$147.00 $295.38