• JEDEC JEP148B

JEDEC JEP148B

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

JEDEC Solid State Technology Association, 01/01/2014

Publisher: JEDEC

File Format: PDF

$39.00$78.00


Published:01/01/2014

Pages:38

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

A concept is outlined, which proactively integrates qualification into the development process and provides a systematic procedure as support tool to development and gives early focus on required activities. It converts requirements for a product into measures of development and qualification in combination with a risk and opportunity assessment step and accompanies the development process as guiding and recording tool for advanced quality planning and confirmation. The collected data enlarge the knowledge database for DFR / BIR (design for reliability / building-in reliability) to be used for future projects. The procedure challenges and promotes teamwork of all involved disciplines.

More JEDEC standard pdf

JEDEC JEP118

JEDEC JEP118

GUIDELINES FOR GaAs MMIC AND FET LIFE TESTING

$36.00 $72.00

JEDEC JESD250B

JEDEC JESD250B

Graphics Double Data Rate (GDDR6) SGRAM Standard

$114.00 $228.00

JEDEC JESD22-A117E

JEDEC JESD22-A117E

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$33.00 $67.00

JEDEC JESD216D

JEDEC JESD216D

Seriel Flash Discoverable Parameters (SFDP)

$104.00 $208.00