• JEDEC JEP148B

JEDEC JEP148B

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

JEDEC Solid State Technology Association, 01/01/2014

Publisher: JEDEC

File Format: PDF

$39.00$78.00


Published:01/01/2014

Pages:38

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

A concept is outlined, which proactively integrates qualification into the development process and provides a systematic procedure as support tool to development and gives early focus on required activities. It converts requirements for a product into measures of development and qualification in combination with a risk and opportunity assessment step and accompanies the development process as guiding and recording tool for advanced quality planning and confirmation. The collected data enlarge the knowledge database for DFR / BIR (design for reliability / building-in reliability) to be used for future projects. The procedure challenges and promotes teamwork of all involved disciplines.

More JEDEC standard pdf

JEDEC JESD 48B

JEDEC JESD 48B

PRODUCT DISCONTINUANCE

$25.00 $51.00

JEDEC JESD 82-13A

JEDEC JESD 82-13A

DEFINITION OF THE SSTVN16859 2.5-2.6 V 13-BIT TO 26-BIT SSTL_2 REGISTERED BUFFER FOR PC1600, PC2100, PC2700 AND PC3200 DDR DIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD51-12

JEDEC JESD51-12

GUIDELINES FOR REPORTING AND USING ELECTRONIC PACKAGE THERMAL INFORMATION

$31.00 $62.00

JEDEC JEP150

JEDEC JEP150

STRESS-TEST-DRIVEN QUALIFICATION OF AND FAILURE MECHANISMS ASSOCIATED WITH ASSEMBLED SOLID STATE SURFACE-MOUNT COMPONENTS

$30.00 $60.00