• JEDEC JEP148B

JEDEC JEP148B

RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT

JEDEC Solid State Technology Association, 01/01/2014

Publisher: JEDEC

File Format: PDF

$39.00$78.00


Published:01/01/2014

Pages:38

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

A concept is outlined, which proactively integrates qualification into the development process and provides a systematic procedure as support tool to development and gives early focus on required activities. It converts requirements for a product into measures of development and qualification in combination with a risk and opportunity assessment step and accompanies the development process as guiding and recording tool for advanced quality planning and confirmation. The collected data enlarge the knowledge database for DFR / BIR (design for reliability / building-in reliability) to be used for future projects. The procedure challenges and promotes teamwork of all involved disciplines.

More JEDEC standard pdf

JEDEC JESD82-7A

JEDEC JESD82-7A

DEFINITION OF THE SSTU32864 1.8-V CONFIGURABLE REGISTERED BUFFER FOR DDR2 RDIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD82-6A

JEDEC JESD82-6A

DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS

$29.00 $59.00

JEDEC JESD82-11

JEDEC JESD82-11

DEFINITION OF 'CU878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

$30.00 $60.00

JEDEC JESD22-A119 (R2009)

JEDEC JESD22-A119 (R2009)

LOW TEMPERATURE STORAGE LIFE

$25.00 $51.00