JEDEC JEP152

DDR2 DIMM CLOCK SKEW MEASUREMENT PROCEDURE USING A CLOCK REFERENCE BOARD

JEDEC Solid State Technology Association, 05/01/2007

Publisher: JEDEC

File Format: PDF

$36.00$72.00

Description

Published:01/05/2007

Pages:29

File Size:1 file , 230 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document is the work product of the JC-45.1 DDR2 DIMM Clock Skew Measurement task group.The purpose of this document is to define procedures to measure clock parameters on registered DIMMs using the DDR2 Clock Reference Board. It is NOT the intent of this document to set specification values or validation requirements.

More JEDEC standard pdf

JEDEC JESD 79-3E

DDR3 SDRAM STANDARD

$123.00 $247.00

JEDEC JESD84-A441

EMBEDDED MULTIMEDIACARD(e*MMC) e*MMC/CARD PRODUCT STANDARD, HIGH CAPACITY, including Reliable Write, Boot, Sleep Modes, Dual Data Rate, Multiple Partitions Supports, Security Enhancement, Background Operation and High Priority Interrupt (MMCA, 4.41)

$123.00 $247.00

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$33.00 $67.00

JEDEC JESD213

STANDARD TEST METHOD UTILIZING X-RAY FLUORESCENCE (XRF) FOR ANALYZING COMPONENT FINISHES AND SOLDER ALLOYS TO DETERMINE TIN (Sn) - LEAD (Pb) CONTENT

$26.00 $53.00