JEDEC JEP154

GUIDELINE FOR CHARACTERIZING SOLDER BUMP ELECTROMIGRATION UNDER CONSTANT CURRENT AND TEMPERATURE STRESS

JEDEC Solid State Technology Association, 01/01/2008

Publisher: JEDEC

File Format: PDF

$38.00$76.00

Description

Published:01/01/2008

Pages:34

File Size:1 file , 370 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This document describes a method to test the electromigration (EM) susceptibility of solder bumps, including other types of bumps, such as solder capped copper pillars, used in flip-chip packages. The method is valid for Sn/Pb eutectic, high Pb, and Pb-free solder bumps. The document discusses the advantages and concerns associated with EM testing, as well as options for data analysis.

More JEDEC standard pdf

JEDEC JESD 482-A (R2002)

LIST OF PREFERRED VALUES FOR USE ON VARIOUS TYPES OF SMALL SIGNAL AND REGULATOR DIODES

$24.00 $48.00

JEDEC JESD2

DIGITAL BIPOLAR LOGIC PINOUTS FOR CHIP CARRIERS

$26.00 $53.00

JEDEC JESD 1

LEADLESS CHIP CARRIER PINOUTS STANDARDIZED FOR LINEARS

$26.00 $53.00

JEDEC JESD 23

TEST METHODS AND CHARACTER DESIGNATION FOR LIQUID CRYSTAL DEVICES:

$37.00 $74.00