JEDEC JEP156

CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION

JEDEC Solid State Technology Association, 03/01/2009

Publisher: JEDEC

File Format: PDF

$33.00$67.00

Description

Published:01/03/2009

Pages:24

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ product families, as well as individual solid state surface-mount products.

More JEDEC standard pdf

JEDEC JESD15

THERMAL MODELING OVERVIEW

$25.00 $51.00

JEDEC JESD15-1

COMPACT THERMAL MODEL OVERVIEW

$28.00 $56.00

JEDEC JESD22-A113F

PRECONDITIONING OF PLASTIC SURFACE MOUNT DEVICES PRIOR TO RELIABILITY TESTING

$29.00 $59.00

JEDEC JESD30E

DESCRIPTIVE DESIGNATION SYSTEM FOR SEMICONDUCTOR-DEVICE PACKAGES

$36.00 $72.00