JEDEC JEP156

CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION

JEDEC Solid State Technology Association, 03/01/2009

Publisher: JEDEC

File Format: PDF

$33.00$67.00

Description

Published:01/03/2009

Pages:24

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication references a set of frequently recommended and accepted JEDEC reliability stress tests. These tests are used for qualifying new and modified technology/ process/ product families, as well as individual solid state surface-mount products.

More JEDEC standard pdf

JEDEC JESD 8-20A

POD15 - 1.5 V Pseudo Open Drain I/O

$30.00 $60.00

JEDEC JESD84-A43

EMBEDDED MULTIMEDIACARD (e*MMC) e*MMC/CARD PRODUCT STANDARD, HIGH CAPACITY, INCLUDING RELIABLE WRITE, BOOT, AND SLEEP MODES (MMCA, 4.3)

$104.00 $208.00

JEDEC JESD210

AVALANCHE BREAKDOWN DIODE (ABD) TRANSIENT VOLTAGE SUPPRESSORS

$36.00 $72.00

JEDEC JESD 84-C01

MULTIMEDIACARD (MMC) MECHANICAL STANDARD

$33.00 $67.00