Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 04/01/2022
Publisher: JEDEC
File Format: PDF
$104.00$208.00
Published:01/04/2022
Pages:174
File Size:1 file , 6.9 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
The intent of this report is to document and provide critical information to assess and make decisions on safe CDM ESD level requirements. The scope of this document is to provide this information to quality organizations in both semiconductor companies and their IC customers.
ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD
$26.00 $53.00
ADDENDUM No. 6 to JESD12 - INTERFACE STANDARD FOR SEMICUSTOM INTEGRATED CIRCUITS
$27.00 $54.00
ADDENDUM No. 4 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR BIPOLAR TRANSISTORS (DELTA BASE-EMITTER VOLTAGE METHOD)
$28.00 $56.00
ADDENDUM No. 3 to JESD24 - THERMAL IMPEDANCE MEASUREMENTS FOR VERTICAL POWER MOSFETS (DELTA SOURCE-DRAIN VOLTAGE METHOD)
$29.00 $59.00
