• Your shopping cart is empty!

  • JEDEC JEP158

JEDEC JEP158

3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions

JEDEC Solid State Technology Association, 11/01/2009

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/11/2009

Pages:23

File Size:1 file , 170 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

To increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking using through silicon vias (TSVs). Chip stacking with TSVs combines silicon and packaging technologies. As a result, these new structures have unique reliability requirements. This document is a guideline that describes how to evaluate the reliability of 3D TSV silicon assemblies.

More JEDEC standard pdf

JEDEC JESD51-53

JEDEC JESD51-53

TERMS, DEFINITIONS AND UNITS GLOSSARY FOR LED THERMAL TESTING

$28.00 $56.00

JEDEC JESD51-50

JEDEC JESD51-50

Overview of Methodologies for the Thermal Measurement of Single- and Multi-Chip, Single- and Multi-PN-Junction Light-Emotting Diodes (LEDs)

$26.00 $53.00

JEDEC JESD51-52

JEDEC JESD51-52

Guidelines for Combining CIE 127-2007 Total Flux Measurements with Thermal Measurements of LEDs with Exposed Cooling Surface

$29.00 $59.00

JEDEC JESD51-51

JEDEC JESD51-51

Implementation of the Electrical Test Method for the Measurement of Real Thermal Resistance and Impedance of Light-emitting Diodes with Exposed Cooling Surface

$36.00 $72.00