• JEDEC JEP158

JEDEC JEP158

3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions

JEDEC Solid State Technology Association, 11/01/2009

Publisher: JEDEC

File Format: PDF

$31.00$62.00


Published:01/11/2009

Pages:23

File Size:1 file , 170 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

To increase device bandwidth, reduce power and shrink form factor, microelectronics manufacturers are implementing three dimensional (3D) chip stacking using through silicon vias (TSVs). Chip stacking with TSVs combines silicon and packaging technologies. As a result, these new structures have unique reliability requirements. This document is a guideline that describes how to evaluate the reliability of 3D TSV silicon assemblies.

More JEDEC standard pdf

JEDEC JESD 209B

JEDEC JESD 209B

LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM STANDARD

$58.00 $116.00

JEDEC JEP133C

JEDEC JEP133C

GUIDE FOR THE PRODUCTION AND ACQUISITION OF RADIATION-HARDNESS ASSURED MULTICHIP MODULES AND HYBRID MICROCIRCUITS

$39.00 $78.00

JEDEC JESD211

JEDEC JESD211

ZENER AND VOLTAGE REGULATOR DIODE RATING VERIFICATION AND CHARACTERIZATION TESTING

$36.00 $72.00

JEDEC JESD 209-2B

JEDEC JESD 209-2B

LOW POWER DOUBLE DATA RATE 2 (LPDDR2)

$123.00 $247.00