• JEDEC JEP162

JEDEC JEP162

System Level ESD: Part II: Implementation of Effective ESD Robust Designs

JEDEC Solid State Technology Association, 01/01/2013

Publisher: JEDEC

File Format: PDF

$95.00$191.00


Published:01/01/2013

Pages:140

File Size:1 file , 3.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

JEP162, while establishing the complex nature of System Level ESD, proposes that an efficient ESD design can only be achieved when the interaction of the various components under ESD conditions are analyzed at the system level. This objective requires an appropriate characterization of the components and a methodology to assess the entire system using simulation data. This is applicable to system failures of different categories (such as hard, soft, and electromagnetic interference (EMI)). This type of systematic approach is long overdue and represents an advanced design approach which replaces the misconception, as discussed in detail in JEP161, that a system will be sufficiently robust if all components exceed a certain ESD level.

More JEDEC standard pdf

JEDEC JESD400-5A

JEDEC JESD400-5A

DDR5 Serial Presence Detect (SPD) Contents Version 1.1

$114.00 $229.16

JEDEC JESD232A.01

JEDEC JESD232A.01

Graphics Double Data Rate (GDDR5X) SGRAM Standard

$116.00 $232.50

JEDEC JESD309-S0-RCB

JEDEC JESD309-S0-RCB

DDR5 SODIMM Raw Card Annex B. Version 1.0

$124.00 $248.11

JEDEC JESD82-29A.01

JEDEC JESD82-29A.01

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3L/DDR3U RDIMM 1.5 V/1.35 V/1.25 V APPLICATIONS

$109.00 $218.35