• JEDEC JEP162

JEDEC JEP162

System Level ESD: Part II: Implementation of Effective ESD Robust Designs

JEDEC Solid State Technology Association, 01/01/2013

Publisher: JEDEC

File Format: PDF

$95.00$191.00


Published:01/01/2013

Pages:140

File Size:1 file , 3.2 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

JEP162, while establishing the complex nature of System Level ESD, proposes that an efficient ESD design can only be achieved when the interaction of the various components under ESD conditions are analyzed at the system level. This objective requires an appropriate characterization of the components and a methodology to assess the entire system using simulation data. This is applicable to system failures of different categories (such as hard, soft, and electromagnetic interference (EMI)). This type of systematic approach is long overdue and represents an advanced design approach which replaces the misconception, as discussed in detail in JEP161, that a system will be sufficiently robust if all components exceed a certain ESD level.

More JEDEC standard pdf

JEDEC JESD 12-1B

JEDEC JESD 12-1B

ADDENDUM No. 1 to JESD12 - TERMS AND DEFINITIONS FOR GATE ARRAYS AND CELL-BASED INTEGRATED CIRCUITS

$30.00 $60.00

JEDEC JESD18-A

JEDEC JESD18-A

STANDARD FOR DESCRIPTION OF FAST CMOS TTL COMPATIBLE LOGIC

$40.00 $80.00

JEDEC JESD8-2

JEDEC JESD8-2

ADDENDUM No. 2 to JESD8 - STANDARD FOR OPERATING VOLTAGES AND INTERFACE LEVELS FOR LOW VOLTAGE EMITTER-COUPLED LOGIC (ECL) INTEGRATED CIRCUITS

$25.00 $51.00

JEDEC JESD 320-A (R2002)

JEDEC JESD 320-A (R2002)

CONDITIONS FOR MEASUREMENT OF DIODE STATIC PARAMETERS

$23.00 $47.00