JEDEC JEP162A

System Level ESD Part II: Implementation of Effective ESD Robust Designs

JEDEC Solid State Technology Association, 09/01/2019

Publisher: JEDEC

File Format: PDF

$95.00$191.00


Published:01/09/2019

Pages:140

File Size:1 file , 3.3 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

JEP162A, while establishing the complex nature of System Level ESD, proposes that an efficient ESD design can only be achieved when the interaction of the various components under ESD conditions are analyzed at the system level. This objective requires an appropriate characterization of the components and a methodology to assess the entire system using simulation data. This is applicable to system failures of different categories (such as hard, soft, and electromagnetic interference (EMI)). This type of systematic approach is long overdue and represents an advanced design approach which replaces the misconception, as discussed in detail in JEP161, that a system will be sufficiently robust if all components exceed a certain ESD level.

More JEDEC standard pdf

JEDEC JESD22-A117E

JEDEC JESD22-A117E

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$33.00 $67.00

JEDEC JESD216D

JEDEC JESD216D

Seriel Flash Discoverable Parameters (SFDP)

$104.00 $208.00

JEDEC JESD235B

JEDEC JESD235B

HIgh Bandwidth Memory DRAM (HBM1, HBM2)

$114.00 $228.00

JEDEC JESD252

JEDEC JESD252

SERIAL FLASH RESET SIGNALING PROTOCOL

$26.00 $53.00