• Your shopping cart is empty!

  • JEDEC JEP163

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

JEDEC Solid State Technology Association, 09/01/2015

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/09/2015

Pages:28

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication is intended as a guideline to develop and establish conditions for burn-in and life test of MIL-PRF-38535 QML integrated circuits. These guidelines are intended to provide manufacturers with a consistent means of defining burn-in and life test stress and electrical test requirements acceptable to user organizations and for the development of Standard Military Drawings.

More JEDEC standard pdf

JEDEC JESD78F.01

JEDEC JESD78F.01

IC LATCH-UP TEST

$101.00 $202.77

JEDEC JESD22-B120

JEDEC JESD22-B120

Wire Bond Pull Test Methods

$121.00 $243.60

JEDEC JESD217A

JEDEC JESD217A

Test Methods to Characterize Voiding in Pre-SMT Ball Grid Array Packages

$149.00 $299.61

JEDEC JESD230F

JEDEC JESD230F

NAND Flash Interface Interopability

$115.00 $231.15