• Your shopping cart is empty!

  • JEDEC JEP163

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

JEDEC Solid State Technology Association, 09/01/2015

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/09/2015

Pages:28

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication is intended as a guideline to develop and establish conditions for burn-in and life test of MIL-PRF-38535 QML integrated circuits. These guidelines are intended to provide manufacturers with a consistent means of defining burn-in and life test stress and electrical test requirements acceptable to user organizations and for the development of Standard Military Drawings.

More JEDEC standard pdf

JEDEC JESD22-A117D

JEDEC JESD22-A117D

ELECTRICALLY ERASABLE PROGRAMMABLE ROM (EEPROM) PROGRAM/ERASE ENDURANCE AND DATA RETENTION TEST

$33.00 $67.00

JEDEC JEP132A

JEDEC JEP132A

PROCESS CHARACTERIZATION GUIDELINE

$39.00 $78.00

JEDEC JESD671C

JEDEC JESD671C

Component Quality Problem Analysis and Corrective Action Requirements (Including Administrative Quality Problems)

$31.00 $62.00

JEDEC J-STD-033D

JEDEC J-STD-033D

Handling, Packing, Shipping, and Use of Moisture/Reflow Sensitive Surface-Mount Devices

$44.00 $89.00