• Your shopping cart is empty!

  • JEDEC JEP163

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

JEDEC Solid State Technology Association, 09/01/2015

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/09/2015

Pages:28

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication is intended as a guideline to develop and establish conditions for burn-in and life test of MIL-PRF-38535 QML integrated circuits. These guidelines are intended to provide manufacturers with a consistent means of defining burn-in and life test stress and electrical test requirements acceptable to user organizations and for the development of Standard Military Drawings.

More JEDEC standard pdf

JEDEC JESD 372 (R2009)

JEDEC JESD 372 (R2009)

THE MEASUREMENT OF SMALL-SIGNAL VHF-UHF TRANSISTOR ADMITTANCE PARAMETERS

$27.00 $54.00

JEDEC JESD 371 (R2009)

JEDEC JESD 371 (R2009)

THE MEASUREMENT OF SMALL-SIGNAL VHF-UHF TRANSISTOR SHORT-CIRCUIT FORWARD CURRENT TRANSFER RATIO

$26.00 $53.00

JEDEC JEB 5-A (R1984)

JEDEC JEB 5-A (R1984)

METHODS OF MEASUREMENT FOR SEMICONDUCTOR LOGIC GATING MICROCIRCUITS

$40.00 $80.00

JEDEC EIA 365 (R1984)

JEDEC EIA 365 (R1984)

PERFORMANCE TEST PROCEDURE FOR SOLAR CELLS AND CALIBRATION PROCEDURE FOR SOLAR CELL STANDARDS FOR SPACE VEHICLE SERVICE

$29.00 $59.00