• Your shopping cart is empty!

  • JEDEC JEP163

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

JEDEC Solid State Technology Association, 09/01/2015

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/09/2015

Pages:28

File Size:1 file , 290 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication is intended as a guideline to develop and establish conditions for burn-in and life test of MIL-PRF-38535 QML integrated circuits. These guidelines are intended to provide manufacturers with a consistent means of defining burn-in and life test stress and electrical test requirements acceptable to user organizations and for the development of Standard Military Drawings.

More JEDEC standard pdf

JEDEC JESD82-14A

JEDEC JESD82-14A

DEFINITION OF THE SSTUB32868 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$37.00 $74.00

JEDEC JESD8-7A

JEDEC JESD8-7A

ADDENDUM No. 7 to JESD8 - 1.8 V + -0.15 V (NORMAL RANGE), AND 1.2 V - 1.95 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUIT

$27.00 $54.00

JEDEC JEP179

JEDEC JEP179

DDR2 SPD INTERPRETATION OF TEMPERATURE RANGE AND (SELF-) REFRESH OPERATION

$25.00 $51.00

JEDEC JEP121A

JEDEC JEP121A

REQUIREMENTS FOR MICROELECTRONIC SCREENING AND TEST OPTIMIZATION

$38.00 $76.00