• Your shopping cart is empty!

  • JEDEC JEP171

JEDEC JEP171

GDDR5 Measurement Procedures

JEDEC Solid State Technology Association, 2014

Publisher: JEDEC

File Format: PDF

$38.00$76.00


Pages:34

File Size:1 file , 3 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication is to inform all industry participants of a unified procedure to enable consistent measurement across the industry. This document contains the measurement procedures for testing GDDR5.

This document provides the test methodology details on:
  • CK and WCK Timings: tCK, tWCK, tCH/tCL, tWCKH/tWCKL, CK TJ/RJrms, CK and WCK Jitter
  • CK and WCK Input Operating Conditions: VIXCK, VIXWCK, VIDCK(ac), VIDWCK(ac), VIDCK(dc), VIDWCK(dc), CKslew, and WCKslew
  • Data Input Timings: tDIVW, tDIPW
Note: The procedures described in this document are intended to provide information about the tests that will be used in JEDEC GDDR5 recommended measurement parameter. This testing is not a replacement for an exhaustive test validation plan.

More JEDEC standard pdf

JEDEC JESD 22-A107B

JEDEC JESD 22-A107B

SALT ATMOSPHERE

$24.00 $48.00

JEDEC JESD65B

JEDEC JESD65B

DEFINITION OF SKEW SPECIFICATIONS FOR STANDARD LOGIC DEVICES

$30.00 $60.00

JEDEC JESD 31C

JEDEC JESD 31C

GENERAL REQUIREMENTS FOR DISTRIBUTORS OF COMMERCIAL AND MILITARY SEMICONDUCTOR DEVICES

$33.00 $67.00

JEDEC JESD8-15A

JEDEC JESD8-15A

STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)

$31.00 $62.00