• Your shopping cart is empty!

  • JEDEC JEP171

JEDEC JEP171

GDDR5 Measurement Procedures

JEDEC Solid State Technology Association, 2014

Publisher: JEDEC

File Format: PDF

$38.00$76.00


Pages:34

File Size:1 file , 3 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication is to inform all industry participants of a unified procedure to enable consistent measurement across the industry. This document contains the measurement procedures for testing GDDR5.

This document provides the test methodology details on:
  • CK and WCK Timings: tCK, tWCK, tCH/tCL, tWCKH/tWCKL, CK TJ/RJrms, CK and WCK Jitter
  • CK and WCK Input Operating Conditions: VIXCK, VIXWCK, VIDCK(ac), VIDWCK(ac), VIDCK(dc), VIDWCK(dc), CKslew, and WCKslew
  • Data Input Timings: tDIVW, tDIPW
Note: The procedures described in this document are intended to provide information about the tests that will be used in JEDEC GDDR5 recommended measurement parameter. This testing is not a replacement for an exhaustive test validation plan.

More JEDEC standard pdf

JEDEC JESD232A.01

JEDEC JESD232A.01

Graphics Double Data Rate (GDDR5X) SGRAM Standard

$116.00 $232.50

JEDEC JESD309-S0-RCB

JEDEC JESD309-S0-RCB

DDR5 SODIMM Raw Card Annex B. Version 1.0

$124.00 $248.11

JEDEC JESD82-29A.01

JEDEC JESD82-29A.01

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3L/DDR3U RDIMM 1.5 V/1.35 V/1.25 V APPLICATIONS

$109.00 $218.35

JEDEC JESD220F

JEDEC JESD220F

Universal Flash Storage (UFS)

$184.00 $369.00