JEDEC JEP174

UNDERSTANDING ELECTRICAL OVERSTRESS - EOS

JEDEC Solid State Technology Association, 09/01/2016

Publisher: JEDEC

File Format: PDF

$104.00$208.00

Description

Published:01/09/2016

Pages:174

File Size:1 file , 4.3 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this white paper will be to introduce a new perspective about EOS to the electronics industry. As failures exhibiting EOS damage are commonly experienced in the industry, and these severe overstress events are a factor in the damage of many products, the intent of the white paper is to clarify what EOS really is and how it can be mitigated once it is properly comprehended.

More JEDEC standard pdf

JEDEC JESD51-6

INTEGRATED CIRCUIT THERMAL TEST METHOD ENVIRONMENTAL CONDITIONS - FORCED CONVECTION (MOVING AIR)

$24.00 $48.00

JEDEC JESD51-5

EXTENSION OF THERMAL TEST BOARD STANDARDS FOR PACKAGES WITH DIRECT THERMAL ATTACHMENT MECHANISMS

$24.00 $48.00

JEDEC JESD51-7

HIGH EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES

$26.00 $53.00

JEDEC JEP134

GUIDELINES FOR PREPARING CUSTOMER-SUPPLIED BACKGROUND INFORMATION RELATING TO A SEMICONDUCTOR-DEVICE FAILURE ANALYSIS

$28.00 $56.00