JEDEC JEP176

ADAPTER TEST BOARD RELIABILITY TEST GUIDELINES

JEDEC Solid State Technology Association, 01/01/2018

Publisher: JEDEC

File Format: PDF

$31.00$62.00

Description

Published:01/01/2018

Pages:22

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication describes guidelines for applying JEDEC reliability tests and recommended testing procedures to integrated circuits that require adapter test boards for electrical and reliability testing. These tests are used frequently in qualifying integrated circuits as a new product, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD82-15

STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

$31.00 $62.00

JEDEC JESD82-17

DEFINITION OF THE SSTUA32S868 AND SSTUA32D868 REGISTERED BUFFER WITH PARITY FOR 2R X 4 DDR2 RDIMM APPLICATIONS

$37.00 $74.00

JEDEC JESD49A (R2009)

PROCUREMENT STANDARD FOR KNOWN GOOD DIE (KGD)

$30.00 $60.00

JEDEC JESD93 (R2009)

HYBRIDS/MCM

$31.00 $62.00