JEDEC JEP69-B (R1999)

PREFERRED LEAD CONFIGURATION FOR FIELD-EFFECT TRANSISTORS

JEDEC Solid State Technology Association, 11/01/1973

Publisher: JEDEC

File Format: PDF

$24.00$48.00

Published:01/11/1973

Pages:8

File Size:1 file , 87 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This publication indicates preferred pinouts for FETs in various package designs.

RECOMMENDED ESD-CDM TARGET LEVELS

$95.00 $191.00

PACKAGE WARPAGE MEASUREMENT OF SURFACE-MOUNT INTEGRATED CIRCUITS AT ELEVATED TEMPERATURE

$37.00 $74.00

GDDR5 SGRAM

$95.00 $191.00

EXTERNAL VISUAL

$27.00 $54.00