JEDEC JESD 12-5

ADDENDUM No. 5 to JESD12 - DESIGN FOR TESTABILITY GUIDELINES

JEDEC Solid State Technology Association, 08/01/1988

Publisher: JEDEC

File Format: PDF

$70.00$141.00

Description

Published:01/08/1988

Pages:85

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard is intended to provide circuit designers with the information needed to develop complex integrated circuits that can be reliably and economically tested without compromising flexibility.

More JEDEC standard pdf

JEDEC JEP118

GUIDELINES FOR GaAs MMIC AND FET LIFE TESTING

$30.00 $60.00

JEDEC JESD 37

STANDARD LOGNORMAL ANALYSIS OF UNCENSORED DATA, AND OF SINGLY RIGHT -CENSORED DATA UTILIZING THE PERSSON AND ROOTZEN METHOD

$38.00 $76.00

JEDEC JESD 24-8 (R2002)

ADDENDUM No. 8 to JESD24 - METHOD FOR REPETITIVE INDUCTIVE LOAD AVALANCHE SWITCHING

$25.00 $51.00

JEDEC JESD 24-9 (R2002)

ADDENDUM No. 9 to JESD24 - SHORT CIRCUIT WITHSTAND TIME TEST METHOD

$25.00 $51.00