JEDEC JESD 12-5

ADDENDUM No. 5 to JESD12 - DESIGN FOR TESTABILITY GUIDELINES

JEDEC Solid State Technology Association, 08/01/1988

Publisher: JEDEC

File Format: PDF

$70.00$141.00

Description

Published:01/08/1988

Pages:85

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard is intended to provide circuit designers with the information needed to develop complex integrated circuits that can be reliably and economically tested without compromising flexibility.

More JEDEC standard pdf

JEDEC JESD54

STANDARD FOR DESCRIPTION OF 54/74ABTXXX AND 74BCXXX TTL-COMPATIBLE BiCMOS LOGIC DEVICES

$39.00 $78.00

JEDEC JESD51

METHODOLOGY FOR THE THERMAL MEASUREMENT OF COMPONENT PACKAGES (SINGLE SEMICONDUCTOR DEVICE)

$25.00 $51.00

JEDEC JESD 35-2

ADDENDUM No. 2 to JESD35 - TEST CRITERIA FOR THE WAFER-LEVEL TESTING OF THIN DIELECTRICS

$27.00 $54.00

JEDEC JESD51-1

INTEGRATED CIRCUIT THERMAL MEASUREMENT METHOD - ELECTRICAL TEST METHOD (SINGLE SEMICONDUCTOR DEVICE)

$39.00 $78.00