• Your shopping cart is empty!

  • JEDEC JESD 22-A108C

JEDEC JESD 22-A108C

TEMPERATURE, BIAS, AND OPERATING LIFE

JEDEC Solid State Technology Association, 06/01/2005

Publisher: JEDEC

File Format: PDF

$27.00$54.00


Published:01/06/2005

Pages:13

File Size:1 file , 79 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

A revised method for determining the effects of bias conditions and temperature, over time, on solid state devices is now available. Revision B of A108 includes low temperature operating life (LTOL) and high temperature gate bias (HTGB) stress conditions, revised cool down requirements for high temperature stress, and a procedure to follow if parts are not tested within the allowed time window.

More JEDEC standard pdf

JEDEC JESD82-8.01

JEDEC JESD82-8.01

STANDARD FOR DEFINITION OF CU877 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

$30.00 $60.00

JEDEC JESD33-B

JEDEC JESD33-B

STANDARD METHOD FOR MEASURING AND USING THE TEMPERATURE COEFFICIENT OF RESISTANCE TO DETERMINE THE TEMPERATURE OF A METALLIZATION LINE

$39.00 $78.00

JEDEC JESD22-A105C (R2011)

JEDEC JESD22-A105C (R2011)

POWER AND TEMPERATURE CYCLING

$25.00 $51.00

JEDEC JEP147

JEDEC JEP147

PROCEDURE FOR MEASURING INPUT CAPACITANCE USING A VECTOR NETWORK ANALYZER (VNA)

$26.00 $53.00