• Your shopping cart is empty!

  • JEDEC JESD 22-A108C

JEDEC JESD 22-A108C

TEMPERATURE, BIAS, AND OPERATING LIFE

JEDEC Solid State Technology Association, 06/01/2005

Publisher: JEDEC

File Format: PDF

$27.00$54.00


Published:01/06/2005

Pages:13

File Size:1 file , 79 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

A revised method for determining the effects of bias conditions and temperature, over time, on solid state devices is now available. Revision B of A108 includes low temperature operating life (LTOL) and high temperature gate bias (HTGB) stress conditions, revised cool down requirements for high temperature stress, and a procedure to follow if parts are not tested within the allowed time window.

More JEDEC standard pdf

JEDEC JESD69C

JEDEC JESD69C

INFORMATION REQUIREMENTS FOR THE QUALIFICATION OF SILICON DEVICES

$27.00 $54.00

JEDEC JESD16B

JEDEC JESD16B

ASSESSMENT OF AVERAGE OUTGOING QUALITY LEVELS IN PARTS PER MILLION (PPM)

$39.00 $78.00

JEDEC JESD245B.01

JEDEC JESD245B.01

Byte Addressable Energy Backed Interface

$95.00 $191.00

JEDEC JESD8-30

JEDEC JESD8-30

POD125 - 1.25 V PSEUDO OPEN DRAIN I/O

$30.00 $60.00