• JEDEC JESD 22-B105C (R2006)

JEDEC JESD 22-B105C (R2006)

LEAD INTEGRITY

JEDEC Solid State Technology Association, 05/01/2003

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/05/2003

Pages:20

File Size:1 file , 180 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This test method provides various tests for determining the integrity lead/package interface and the lead itself when the lead(s) are bent due to faulty board assembly followed by rework of the part for reassembly. For hermetic packages it is rececommend that this test be followed by hermeticity tests in accordance with Test Method A109 to determine if there are any adverse effects from the stresses applied to the seals as well as to the leads. These tests, including each of its test conditions, is considered destructive and is only recommended for qualification testing. This test is applicable to all through-hole devices and surface-mount devices requiring lead forming by the user.

More JEDEC standard pdf

JEDEC JESD22-A111A

JEDEC JESD22-A111A

EVALUATION PROCEDURE FOR DETERMINING CAPABILITY TO BOTTOM SIDE BOARD ATTACH BY FULL BODY SOLDER IMMERSION OF SMALL SURFACE MOUNT SOLID STATE DEVICES

$29.00 $59.00

JEDEC JESD217

JEDEC JESD217

TEST METHODS TO CHARACTERIZE VOIDING IN PRE-SMT BALL GRID ARRAY PACKAGES

$40.00 $80.00

JEDEC JESD 78C

JEDEC JESD 78C

IC LATCH-UP TEST

$36.00 $72.00

JEDEC JESD22-B108B

JEDEC JESD22-B108B

COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

$26.00 $53.00