• JEDEC JESD 22-B105C (R2006)

JEDEC JESD 22-B105C (R2006)

LEAD INTEGRITY

JEDEC Solid State Technology Association, 05/01/2003

Publisher: JEDEC

File Format: PDF

$30.00$60.00


Published:01/05/2003

Pages:20

File Size:1 file , 180 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This test method provides various tests for determining the integrity lead/package interface and the lead itself when the lead(s) are bent due to faulty board assembly followed by rework of the part for reassembly. For hermetic packages it is rececommend that this test be followed by hermeticity tests in accordance with Test Method A109 to determine if there are any adverse effects from the stresses applied to the seals as well as to the leads. These tests, including each of its test conditions, is considered destructive and is only recommended for qualification testing. This test is applicable to all through-hole devices and surface-mount devices requiring lead forming by the user.

More JEDEC standard pdf

JEDEC JESD82-512 Rev. 1.00

JEDEC JESD82-512 Rev. 1.00

DDR5 Registering Clock Driver Definition (DDR5RCD02)

$120.00 $240.31

JEDEC JEP194

JEDEC JEP194

Guideline for Gate Oxide Reliability and Robustness Evaluation Procedures for Silicon Carbide Power MOSFETs

$121.00 $242.39

JEDEC JESD82-13A.01

JEDEC JESD82-13A.01

Definition of the SSTVN16859 2.5-2.6 V 13-Bit to 26-Bit SSTL_2 Registered Buffer for PC1600, PC2100, PC2700, and PC3200 DDR DIMM Applications

$124.00 $248.86

JEDEC JEP130C

JEDEC JEP130C

Guidelines for Packing and Labeling of Integrated Circuits in Unit Container Packing (Tubes, Trays, and Tape and Reel)

$124.00 $248.40