• JEDEC JESD 22-B108A

JEDEC JESD 22-B108A

COPLANARITY TEST FOR SURFACE-MOUNT SEMICONDUCTOR DEVICES

JEDEC Solid State Technology Association, 01/01/2003

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/01/2003

Pages:11

File Size:1 file , 69 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The purpose of this test is to measure the deviation of the terminals (leads or solder balls) from coplanarity for surface-mount semiconductor devices.

More JEDEC standard pdf

JEDEC JESD82-14A

JEDEC JESD82-14A

DEFINITION OF THE SSTUB32868 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

$37.00 $74.00

JEDEC JESD8-7A

JEDEC JESD8-7A

ADDENDUM No. 7 to JESD8 - 1.8 V + -0.15 V (NORMAL RANGE), AND 1.2 V - 1.95 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUIT

$27.00 $54.00

JEDEC JEP179

JEDEC JEP179

DDR2 SPD INTERPRETATION OF TEMPERATURE RANGE AND (SELF-) REFRESH OPERATION

$25.00 $51.00

JEDEC JEP121A

JEDEC JEP121A

REQUIREMENTS FOR MICROELECTRONIC SCREENING AND TEST OPTIMIZATION

$38.00 $76.00