• Your shopping cart is empty!

  • JEDEC JESD 24-1 (R2002)

JEDEC JESD 24-1 (R2002)

ADDENDUM No. 1 to JESD24 - METHOD FOR MEASUREMENT OF POWER DEVICE TURN-OFF SWITCHING LOSS

JEDEC Solid State Technology Association, 10/01/1989

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/10/1989

Pages:12

File Size:1 file , 230 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

Describes the method of a typical oscilloscope waveform and the basic test circuit employed in the measurement of turn off loss for bipolar, IGBT and MOSFET power semiconductors. This method can be used as a standard for evaluating power semiconductor turn-off switching loss capability and defines standard terminology that should be referenced within the electronic industry.

More JEDEC standard pdf

JEDEC JEP193

JEDEC JEP193

Survey On Latch-Up Testing Practices and Recommendations for Improvements

$130.00 $260.05

JEDEC JESD78F.01

JEDEC JESD78F.01

IC LATCH-UP TEST

$101.00 $202.77

JEDEC JESD22-B120

JEDEC JESD22-B120

Wire Bond Pull Test Methods

$121.00 $243.60

JEDEC JESD217A

JEDEC JESD217A

Test Methods to Characterize Voiding in Pre-SMT Ball Grid Array Packages

$149.00 $299.61