JEDEC JESD 24-1 (R2002)

ADDENDUM No. 1 to JESD24 - METHOD FOR MEASUREMENT OF POWER DEVICE TURN-OFF SWITCHING LOSS

JEDEC Solid State Technology Association, 10/01/1989

Publisher: JEDEC

File Format: PDF

$26.00$53.00

Description

Published:01/10/1989

Pages:12

File Size:1 file , 230 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

Describes the method of a typical oscilloscope waveform and the basic test circuit employed in the measurement of turn off loss for bipolar, IGBT and MOSFET power semiconductors. This method can be used as a standard for evaluating power semiconductor turn-off switching loss capability and defines standard terminology that should be referenced within the electronic industry.

More JEDEC standard pdf

JEDEC J-STD-048

Notification Standard for Product Discontinuance

$25.00 $51.00

JEDEC JEP166A

JC-42.6 MANUFACTURER IDENTIFICATION (ID) CODE FOR LOW POWER MEMORIES

$26.00 $53.00

JEDEC JESD82-30

LRDIMM DDR3 MEMORY BUFFER (MB)

$33.00 $67.00

JEDEC JESD22-A104E

TEMPERATURE CYCLING

$29.00 $59.00