• JEDEC JESD 24-2 (R2002)

JEDEC JESD 24-2 (R2002)

ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD

JEDEC Solid State Technology Association, 01/01/1991

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/01/1991

Pages:11

File Size:1 file , 160 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This addendum establishes a method for measuring power device gate charge. A gate charge test is performed by driving the device gate with a constant current and measuring the resulting gate voltage response. Constant gate current scales the gate voltage, a function of time, to a function of coulombs. The slope of the generated response reflects the active device capacitance as it varies during the switching transition . Gate charge measurements are useful for characterizing the large signal switching performance of power MOS and IGBT devices. Developed over a four year span by the JEDEC JC-25 Committee, the method defines a repeatable means of measuring the widely published Qgd charge values.

More JEDEC standard pdf

JEDEC JESD217A

JEDEC JESD217A

Test Methods to Characterize Voiding in Pre-SMT Ball Grid Array Packages

$100.00 $200.03

JEDEC JESD301-1A.01

JEDEC JESD301-1A.01

PMIC50x0 POWER MANAGEMENT IC SPECIFICATION, Rev. 1.83

$145.00 $290.92

JEDEC JEP106BF.01

JEDEC JEP106BF.01

STANDARD MANUFACTURER'S IDENTIFICATION CODE

$114.00 $228.19

JEDEC JEP164

JEDEC JEP164

System Level ESD Part III: Review of ESD Testing and Impact on System-Efficient ESD Design (SEED)

$126.00 $253.01