• JEDEC JESD 24-2 (R2002)

JEDEC JESD 24-2 (R2002)

ADDENDUM No. 2 to JESD24 - GATE CHARGE TEST METHOD

JEDEC Solid State Technology Association, 01/01/1991

Publisher: JEDEC

File Format: PDF

$26.00$53.00


Published:01/01/1991

Pages:11

File Size:1 file , 160 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This addendum establishes a method for measuring power device gate charge. A gate charge test is performed by driving the device gate with a constant current and measuring the resulting gate voltage response. Constant gate current scales the gate voltage, a function of time, to a function of coulombs. The slope of the generated response reflects the active device capacitance as it varies during the switching transition . Gate charge measurements are useful for characterizing the large signal switching performance of power MOS and IGBT devices. Developed over a four year span by the JEDEC JC-25 Committee, the method defines a repeatable means of measuring the widely published Qgd charge values.

More JEDEC standard pdf

JEDEC JESD220D

JEDEC JESD220D

Universal Flash Storage (UFS)

$177.00 $355.00

JEDEC JESD204C

JEDEC JESD204C

Serial Interface for Data Converters

$152.00 $305.00

JEDEC JESD69C

JEDEC JESD69C

INFORMATION REQUIREMENTS FOR THE QUALIFICATION OF SILICON DEVICES

$27.00 $54.00

JEDEC JESD16B

JEDEC JESD16B

ASSESSMENT OF AVERAGE OUTGOING QUALITY LEVELS IN PARTS PER MILLION (PPM)

$39.00 $78.00