JEDEC JESD 24-7 (R2002)

ADDENDUM No. 7 to JESD24 - COMMUTATING DIODE SAFE OPERATING AREA TEST PROCEDURE FOR MEASURING dv/dt DURING REVERSE RECOVERY OF POWER TRANSISTORS

JEDEC Solid State Technology Association, 08/01/1982

Publisher: JEDEC

File Format: PDF

$25.00$51.00

Published:01/08/1982

Pages:10

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

Defines methods for verifying the diode recovery stress capability of power transistors.

Handling, Packing, Shipping and Use of Moisture, Reflow, and Process Sensitive Devices

$39.00 $79.00

EVALUATION PROCEDURE FOR DETERMINING CAPABILITY TO BOTTOM SIDE BOARD ATTACH BY FULL BODY SOLDER IMMERSION OF SMALL SURFACE MOUNT SOLID STATE DEVICES

$31.00 $62.00

1.8 V HIGH-SPEED LVCMOS (HS_LVCMOS) INTERFACE

$24.00 $48.00

CHIP-PACKAGE INTERACTION UNDERSTANDING, IDENTIFICATION AND EVALUATION

$33.00 $67.00