JEDEC JESD 24-7 (R2002)

ADDENDUM No. 7 to JESD24 - COMMUTATING DIODE SAFE OPERATING AREA TEST PROCEDURE FOR MEASURING dv/dt DURING REVERSE RECOVERY OF POWER TRANSISTORS

JEDEC Solid State Technology Association, 08/01/1982

Publisher: JEDEC

File Format: PDF

$25.00$51.00

Published:01/08/1982

Pages:10

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

Defines methods for verifying the diode recovery stress capability of power transistors.

SUBASSEMBLY MECHANICAL SHOCK

$28.00 $56.00

DEFINITION OF THE SSTU32864 1.8-V CONFIGURABLE REGISTERED BUFFER FOR DDR2 RDIMM APPLICATIONS

$29.00 $59.00

DEFINITION OF THE SSTV32852 2.5 V 24-BIT TO 48-BIT SSTL_2 REGISTERED BUFFER FOR 1U STACKED DDR DIMM APPLICATIONS

$29.00 $59.00

DEFINITION OF 'CU878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

$30.00 $60.00