JEDEC JESD 24-7 (R2002)

ADDENDUM No. 7 to JESD24 - COMMUTATING DIODE SAFE OPERATING AREA TEST PROCEDURE FOR MEASURING dv/dt DURING REVERSE RECOVERY OF POWER TRANSISTORS

JEDEC Solid State Technology Association, 08/01/1982

Publisher: JEDEC

File Format: PDF

$25.00$51.00

Published:01/08/1982

Pages:10

File Size:1 file , 150 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

Defines methods for verifying the diode recovery stress capability of power transistors.

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O

$33.00 $67.00

DDR4 NVDIMM-N Design Standard

$40.00 $80.00

UNIVERSAL FLASH STORAGE (UFS) CARD EXTENSION

$31.00 $62.00

ADAPTER TEST BOARD RELIABILITY TEST GUIDELINES

$31.00 $62.00