Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 03/01/2023
Publisher: JEDEC
File Format: PDF
$115.00$231.41
Published:01/03/2023
Pages:18
File Size:1 file , 380 KB
Note:This product is unavailable in Russia, Belarus
This standard defines the specifications of interface parameters, signaling protocols, environmental requirements, packaging, and other features as reference for specific target implementations of CXL™-attached memory modules. The purpose is to provide certain reference base targets for CXL™-attached memory modules to enable system design simplification, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
System Level ESD: Part II: Implementation of Effective ESD Robust Designs
$95.00 $191.00
GUIDELINES FOR REPORTING AND USING ELECTRONIC PACKAGE THERMAL INFORMATION
$36.00 $72.00
ZENER AND VOLTAGE REGULATOR DIODE RATING VERIFICATION AND CHARACTERIZATION TESTING
$34.00 $69.00
NAND Flash Interface Interoperability
$37.00 $74.00
