• Your shopping cart is empty!

  • JEDEC JESD 35-1

JEDEC JESD 35-1

ADDENDUM No. 1 to JESD35 - GENERAL GUIDELINES FOR DESIGNING TEST STRUCTURES FOR THE WAFER-LEVEL TESTING OF THIN DIELECTRICS

JEDEC Solid State Technology Association, 09/01/1995

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/09/1995

Pages:26

File Size:1 file , 1 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This addendum expands the usefulness of the Standard 35 (JESD35) by detailing the various sources of measurement error that could effect the test results obtained by the ramped tests described in JESD35. Each source of error is described and its implications on test structure design is noted. This addendum can be used as a guide when designing test structures for the qualification and characterization of thin oxide reliability, specifically, by implementing accelerated voltage or current ramp tests.

More JEDEC standard pdf

JEDEC JEP163

JEDEC JEP163

SELECTION OF BURN-IN/LIFE TEST CONDITIONS AND CRITICAL PARAMETERS FOR QML MICROCIRCUITS

$104.00 $208.97

JEDEC JESD22-A106B.02

JEDEC JESD22-A106B.02

THERMAL SHOCK

$112.00 $225.35

JEDEC JEP132A.01

JEDEC JEP132A.01

PROCESS CHARACTERIZATION GUIDELINE

$132.00 $265.09

JEDEC JEP192

JEDEC JEP192

Guidelines for Gate Charge (QG) Test Method for SiC MOSFET

$147.00 $294.62