• JEDEC JESD 35-A

JEDEC JESD 35-A

PROCEDURE FOR WAFER-LEVEL-TESTING OF THIN DIELECTRICS

JEDEC Solid State Technology Association, 03/01/2010

Publisher: JEDEC

File Format: PDF

$43.00$87.00


Published:01/03/2010

Pages:47

File Size:1 file , 680 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The revised JESD35 is intended for use in the MOS Integrated Circuit manufacturing industry. It describes procedures developed for estimating the overall integrity and reliability of thin gate oxides. Three basic test procedures are described, the Voltage-Ramp (V-Ramp), the Current-Ramp (J-Ramp) and the new Constant Current (Bounded J-Ramp) test. Each test is designed for simplicity, speed and ease of use. The standard has been updated to include breakdown criteria that are more robust in detecting breakdown in thinner gate oxides that may not experience hard thermal breakdown.

More JEDEC standard pdf

JEDEC JESD 79-3E

JEDEC JESD 79-3E

DDR3 SDRAM STANDARD

$123.00 $247.00

JEDEC JESD84-A441

JEDEC JESD84-A441

EMBEDDED MULTIMEDIACARD(e*MMC) e*MMC/CARD PRODUCT STANDARD, HIGH CAPACITY, including Reliable Write, Boot, Sleep Modes, Dual Data Rate, Multiple Partitions Supports, Security Enhancement, Background Operation and High Priority Interrupt (MMCA, 4.41)

$123.00 $247.00

JEDEC JESD 47G.01

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$33.00 $67.00

JEDEC JESD213

JEDEC JESD213

STANDARD TEST METHOD UTILIZING X-RAY FLUORESCENCE (XRF) FOR ANALYZING COMPONENT FINISHES AND SOLDER ALLOYS TO DETERMINE TIN (Sn) - LEAD (Pb) CONTENT

$26.00 $53.00