• JEDEC JESD 35-A

JEDEC JESD 35-A

PROCEDURE FOR WAFER-LEVEL-TESTING OF THIN DIELECTRICS

JEDEC Solid State Technology Association, 03/01/2010

Publisher: JEDEC

File Format: PDF

$43.00$87.00


Published:01/03/2010

Pages:47

File Size:1 file , 680 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

The revised JESD35 is intended for use in the MOS Integrated Circuit manufacturing industry. It describes procedures developed for estimating the overall integrity and reliability of thin gate oxides. Three basic test procedures are described, the Voltage-Ramp (V-Ramp), the Current-Ramp (J-Ramp) and the new Constant Current (Bounded J-Ramp) test. Each test is designed for simplicity, speed and ease of use. The standard has been updated to include breakdown criteria that are more robust in detecting breakdown in thinner gate oxides that may not experience hard thermal breakdown.

More JEDEC standard pdf

JEDEC JESD74A

JEDEC JESD74A

EARLY LIFE FAILURE RATE CALCULATION PROCEDURE FOR SEMICONDUCTOR COMPONENTS

$39.00 $78.00

JEDEC JESD659B

JEDEC JESD659B

FAILURE-MECHANISM-DRIVEN RELIABILITY MONITORING

$28.00 $56.00

JEDEC JESD82-21

JEDEC JESD82-21

STANDARD FOR DEFINITION OF CUA845 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS

$30.00 $60.00

JEDEC J-STD-033B.1

JEDEC J-STD-033B.1

JOINT IPC/JEDEC STANDARD FOR HANDLING, PACKING, SHIPPING AND USE OF MOISTURE/REFLOW SENSITIVE SURFACE-MOUNT DEVICES

$33.00 $67.00