• Your shopping cart is empty!

  • JEDEC JESD 36

JEDEC JESD 36

STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES

JEDEC Solid State Technology Association, 06/01/1996

Publisher: JEDEC

File Format: PDF

$28.00$56.00


Published:01/06/1996

Pages:15

File Size:1 file , 43 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard outlines the standard dc specifications, test conditions, and test loading for logic products that are designed to tolerate input and output voltages which exceed the device's power supply. More specifically this standardizes 5 V - tolerant logic prducts that run from 'low voltage' (2.7 V to 3.6 V) power supplies. Products that meet this standard can be used to effectively interface between LVCMOS/LVTTL and 5 V TTL buses, bridging the gap between low-voltage and 5 V TTL busses.

More JEDEC standard pdf

JEDEC J-STD-020E

JEDEC J-STD-020E

JOINT IPC/JEDEC STANDARD FOR MOISTURE/REFLOW SENSITIVITY CLASSIFICATION FOR NONHERMETIC SOLID STATE SURFACE-MOUNT DEVICES

$37.00 $75.00

JEDEC J-STD-048

JEDEC J-STD-048

Notification Standard for Product Discontinuance

$25.00 $51.00

JEDEC JEP166A

JEDEC JEP166A

JC-42.6 MANUFACTURER IDENTIFICATION (ID) CODE FOR LOW POWER MEMORIES

$26.00 $53.00

JEDEC JESD82-30

JEDEC JESD82-30

LRDIMM DDR3 MEMORY BUFFER (MB)

$33.00 $67.00