• JEDEC JESD 36

JEDEC JESD 36

STANDARD DESCRIPTION OF LOW-VOLTAGE TTL-COMPATIBLE, 5 V TOLERANT CMOS LOGIC DEVICES

JEDEC Solid State Technology Association, 06/01/1996

Publisher: JEDEC

File Format: PDF

$28.00$56.00


Published:01/06/1996

Pages:15

File Size:1 file , 43 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard outlines the standard dc specifications, test conditions, and test loading for logic products that are designed to tolerate input and output voltages which exceed the device's power supply. More specifically this standardizes 5 V - tolerant logic prducts that run from 'low voltage' (2.7 V to 3.6 V) power supplies. Products that meet this standard can be used to effectively interface between LVCMOS/LVTTL and 5 V TTL buses, bridging the gap between low-voltage and 5 V TTL busses.

More JEDEC standard pdf

JEDEC JESD22-A113F

JEDEC JESD22-A113F

PRECONDITIONING OF PLASTIC SURFACE MOUNT DEVICES PRIOR TO RELIABILITY TESTING

$29.00 $59.00

JEDEC JESD30E

JEDEC JESD30E

DESCRIPTIVE DESIGNATION SYSTEM FOR SEMICONDUCTOR-DEVICE PACKAGES

$36.00 $72.00

JEDEC JESD15-4

JEDEC JESD15-4

DELPHI COMPACT THERMAL MODEL GUIDELINE

$33.00 $67.00

JEDEC JESD201A

JEDEC JESD201A

ENVIRONMENTAL ACCEPTANCE REQUIREMENTS FOR TIN WHISKER SUSCEPTIBILITY OF TIN AND TIN ALLOY SURFACE FINISHED

$37.00 $74.00