• Your shopping cart is empty!

  • JEDEC JESD 47G.01

JEDEC JESD 47G.01

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

JEDEC Solid State Technology Association, 04/01/2010

Publisher: JEDEC

File Format: PDF

$33.00$67.00


Published:01/04/2010

Pages:26

File Size:1 file , 240 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard describes a baseline set of acceptance tests for use in qualifying electronic components as new products, a product family, or as products in a process which is being changed.

More JEDEC standard pdf

JEDEC JESD 12-2

JEDEC JESD 12-2

ADDENDUM No. 2 to JESD12 - STANDARD FOR CELL-BASED INTEGRATED CIRCUIT BENCHMARK SET

$39.00 $78.00

JEDEC JESD12

JEDEC JESD12

SEMICUSTOM INTEGRATED CIRCUITS (FORMERLY PUBLISHED AS STANDARD FOR GATE ARRAY BENCHMARK SET)

$27.00 $54.00

JEDEC JESD11

JEDEC JESD11

CHIP CARRIER PINOUTS STANDARDIZED FOR CMOS 4000, HC AND HCT SERIES OF LOGIC CIRCUITS

$26.00 $53.00

JEDEC JESD4 (R2002)

JEDEC JESD4 (R2002)

DEFINITION OF EXTERNAL CLEARANCE AND CREEPAGE DISTANCES OF DISCRETE SEMICONDUCTOR PACKAGES FOR THYRISTORS AND RECTIFIER DIODES

$24.00 $48.00