• JEDEC JESD 78B

JEDEC JESD 78B

IC LATCH-UP TEST

JEDEC Solid State Technology Association, 12/01/2008

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/12/2008

Pages:27

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This standard establishes a defined method for latch-up testing of ICs. It defines Classes and Levels for a device's latch-up capability so that both the user and supplier understand a device's latch-up capabilities. It is applicable to NMOS, CMOS, Bipolar, and all variations and combinations of these technologies. Latch-up is an extremely important factor in determining product reliability. This document contains the corrected figure 4 to include T6 on page 12, this change was made in January 1998.

More JEDEC standard pdf

JEDEC JEP158

JEDEC JEP158

3D Chip Stack with Through-Silicon Vias (TSVS): Identifying, Evaluating and Understanding Reliability Interactions

$31.00 $62.00

JEDEC JESD 77C

JEDEC JESD 77C

TERMS, DEFINITIONS, AND LETTER SYMBOLS FOR DISCRETE SEMICONDUCTOR AND OPTOELECTRONIC DEVICES

$114.00 $228.00

JEDEC JESD 8-20A

JEDEC JESD 8-20A

POD15 - 1.5 V Pseudo Open Drain I/O

$30.00 $60.00

JEDEC JESD84-A43

JEDEC JESD84-A43

EMBEDDED MULTIMEDIACARD (e*MMC) e*MMC/CARD PRODUCT STANDARD, HIGH CAPACITY, INCLUDING RELIABLE WRITE, BOOT, AND SLEEP MODES (MMCA, 4.3)

$104.00 $208.00