• JEDEC JESD 78B

JEDEC JESD 78B

IC LATCH-UP TEST

JEDEC Solid State Technology Association, 12/01/2008

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/12/2008

Pages:27

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This standard establishes a defined method for latch-up testing of ICs. It defines Classes and Levels for a device's latch-up capability so that both the user and supplier understand a device's latch-up capabilities. It is applicable to NMOS, CMOS, Bipolar, and all variations and combinations of these technologies. Latch-up is an extremely important factor in determining product reliability. This document contains the corrected figure 4 to include T6 on page 12, this change was made in January 1998.

More JEDEC standard pdf

JEDEC JESD22-B110B.01

JEDEC JESD22-B110B.01

Mechanical Shock - Device and Subassembly

$27.00 $54.00

JEDEC JESD8-33

JEDEC JESD8-33

.05 Low Voltage Swing Terminated Logic (LVSTL05)

$100.00 $201.16

JEDEC JESD230D

JEDEC JESD230D

NAND Flash Interface Interopability

$58.00 $116.00

JEDEC JESD209-5

JEDEC JESD209-5

Low Power Double Data Rate 5 (LPDDR5)

$177.00 $355.00