• JEDEC JESD 78B

JEDEC JESD 78B

IC LATCH-UP TEST

JEDEC Solid State Technology Association, 12/01/2008

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/12/2008

Pages:27

File Size:1 file

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This standard establishes a defined method for latch-up testing of ICs. It defines Classes and Levels for a device's latch-up capability so that both the user and supplier understand a device's latch-up capabilities. It is applicable to NMOS, CMOS, Bipolar, and all variations and combinations of these technologies. Latch-up is an extremely important factor in determining product reliability. This document contains the corrected figure 4 to include T6 on page 12, this change was made in January 1998.

More JEDEC standard pdf

JEDEC JESD224

JEDEC JESD224

Universal Flash Storage (UFS) Test

$152.00 $305.00

JEDEC JESD79-3-1A

JEDEC JESD79-3-1A

Addendum No. 1 to JESD79-3 - 1.35 V DDR3L-800, DDR3L-1066, DDR3L-1333, and DDR3L-1600

$33.00 $67.00

JEDEC JEP170

JEDEC JEP170

Guidelines for Visual Inspection and Control of Flip Chip Type Components (FCxGA)

$29.00 $59.00

JEDEC JESD226

JEDEC JESD226

RF Biased Life (RFBL) Test Method

$30.00 $60.00