• JEDEC JESD 78C

JEDEC JESD 78C

IC LATCH-UP TEST

JEDEC Solid State Technology Association, 09/01/2010

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/09/2010

Pages:28

File Size:1 file , 190 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard has been adopted by the Defense Logistics Agency (DLA) as project 5962-1880. This specification covers the I-test and the overvoltage latch-up testing of integrated circuits. The purpose of this specification is to establish a method for determining IC latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are extremely important in determining product reliability and minimizing No Trouble Found (NTF) and Electrical Overstress (EOS) failures due to latch-up. This test method is applicable to NMOS, CMOS, bipolar, and all variations and combinations of these technologies.

More JEDEC standard pdf

JEDEC JESD218A

JEDEC JESD218A

SOLID STATE DRIVE (SSD) REQUIREMENTS AND ENDURANCE TEST METHOD

$38.00 $76.00

JEDEC JESD47H

JEDEC JESD47H

STRESS-TEST-DRIVEN QUALIFICATION OF INTEGRATED CIRCUITS

$33.00 $67.00

JEDEC JESD 82-29A

JEDEC JESD 82-29A

DEFINITION OF THE SSTE32882 REGISTERING CLOCK DRIVER WITH PARITY AND QUAD CHIP SELECTS FOR DDR3/DDR3L/DDR3U RDIMM 1.5 V/1.35 V/1.25 V APPLICATIONS

$58.00 $116.00

JEDEC JESD22-A108D

JEDEC JESD22-A108D

TEMPERATURE, BIAS, AND OPERATING LIFE

$27.00 $54.00