• Your shopping cart is empty!

  • JEDEC JESD 8-9B

JEDEC JESD 8-9B

ADDENDUM No. 9B to JESD8 - STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and Corrected Page 7 as of October 18, 2002

JEDEC Solid State Technology Association, 05/01/2002

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/05/2002

Pages:28

File Size:1 file , 180 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_2 logic switching range, nominally 0 V to 2.5 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. This standard has been developed particularly with the objective of providing a relatively simple upgrade path from MOS push-pull interface designs. The standard is particularly intended to improve operation in situations where busses must be isolated from relatively large stubs.

More JEDEC standard pdf

JEDEC J-STD-035A

JEDEC J-STD-035A

JOINT IPC/JEDEC STANDARD FOR ACOUSTIC MICROSCOPY FOR NONHERMETRIC ENCAPSULATED ELECTRONIC COMPONENTS

$119.00 $238.01

JEDEC J-STD-020F

JEDEC J-STD-020F

JOINT IPC/JEDEC STANDARD FOR Moisture/Reflow Sensitivity Classification for Non-hermetic Surface Mount Devices (SMDs)

$144.00 $289.56

JEDEC JESD254

JEDEC JESD254

Secure Serial Flash Bus Transactions Version 1.0

$104.00 $208.74

JEDEC JESD47L

JEDEC JESD47L

Stress-Test-Driven Qualification of Integrated Circuits

$109.00 $219.54