• JEDEC JESD 82-24

JEDEC JESD 82-24

DEFINITION OF the SSTUB32865 28-bit 1:2 REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 05/01/2007

Publisher: JEDEC

File Format: PDF

$36.00$72.00


Published:01/05/2007

Pages:29

File Size:1 file , 220 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTUB32865 registered buffer with parity for 2 rank by 4 or similar high-density DDR2 RDIMM applications. The SSTUB32865 is identical in functionality to the SSTU32865 but specifies tighter timing characteristics and a higher application frequency of up to 410MHz.

More JEDEC standard pdf

JEDEC JESD252.01

JEDEC JESD252.01

Serial Flash Reset Signaling Protocol

$26.00 $53.00

JEDEC JESD209-4-1A

JEDEC JESD209-4-1A

Addendum No. 1 to JESD209-4 - Low Power Double Data Rate 4 (LPDDR4)

$53.00 $106.00

JEDEC JESD235D

JEDEC JESD235D

High Bandwidth Memory (HBM) DRAM (HBM1, HBM2)

$123.00 $247.00

JEDEC JESD250C

JEDEC JESD250C

Graphics Double Data Rate 6 (GDDR6) 5GRAM Standard

$114.00 $228.00