Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 12/30/2022
Publisher: JEDEC
File Format: PDF
$113.00$228.00
Published:30/12/2022
Pages:46
File Size:1 file , 1.3 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTUB32866 registered buffer with parity test for DDR2 RDIMM applications.
The purpose is to provide a standard for the SSTUB32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
NOTE The designation SSTUB32866 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.
FOUNDRY PROCESS QUALIFICATION GUIDELINES (Wafer Fabrication Manufacturing Sites)
$43.00 $87.00
COMMON FLASH INTERFACE (CFI) IDENTIFICATION CODES
$26.00 $53.00
BALL GRID ARRAY PINOUT FOR 1-, 2-, AND 3-BIT LOGIC FUNCTIONS
STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES WITH 3.6 V CMOS TOLERANT INPUTS AND OUTPUTS
$25.00 $51.00