Your shopping cart is empty!
PDF Preview
JEDEC Solid State Technology Association, 12/30/2022
Publisher: JEDEC
File Format: PDF
$113.00$228.00
Published:30/12/2022
Pages:46
File Size:1 file , 1.3 MB
Note:This product is unavailable in Russia, Ukraine, Belarus
This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTUB32866 registered buffer with parity test for DDR2 RDIMM applications.
The purpose is to provide a standard for the SSTUB32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.
NOTE The designation SSTUB32866 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.
PERFORMANCE TEST PROCEDURE FOR SOLAR CELLS AND CALIBRATION PROCEDURE FOR SOLAR CELL STANDARDS FOR SPACE VEHICLE SERVICE
$29.00 $59.00
TERMINOLOGY AND METHODS OF MEASUREMENT FOR BISTABLE SEMICONDUCTOR MICROCIRCUITS
$70.00 $141.00
RELATIVE SPECTRAL RESPONSE CURVES FOR SEMICONDUCTOR INFRARED DETECTORS
$33.00 $67.00
LIFE TEST METHODS FOR PHOTOCONDUCTIVE CELLS