JEDEC JESD 82-25.01

DEFINITION OF the SSTUB32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS

JEDEC Solid State Technology Association, 12/30/2022

Publisher: JEDEC

File Format: PDF

$113.00$228.00


Published:30/12/2022

Pages:46

File Size:1 file , 1.3 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard defines standard specifications of DC interface parameters, switching parameters, and test loading for definition of the SSTUB32866 registered buffer with parity test for DDR2 RDIMM applications.

The purpose is to provide a standard for the SSTUB32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

NOTE The designation SSTUB32866 refers to the part designation of a series of commercial logic parts common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.

More JEDEC standard pdf

JEDEC JEP78

JEDEC JEP78

RELATIVE SPECTRAL RESPONSE CURVES FOR SEMICONDUCTOR INFRARED DETECTORS

$33.00 $67.00

JEDEC JEP 79

JEDEC JEP 79

LIFE TEST METHODS FOR PHOTOCONDUCTIVE CELLS

$33.00 $67.00

JEDEC JESD 354 (R2009)

JEDEC JESD 354 (R2009)

THE MEASUREMENT OF TRANSISTOR EQUIVALENT NOISE VOLTAGE AND EQUIVALENT NOISE CURRENT AT FREQUENCIES OF UP TO 20 kHz

$25.00 $51.00

JEDEC JESD 353 (R2009)

JEDEC JESD 353 (R2009)

THE MEASUREMENT OF TRANSISTOR NOISE FIGURE AT FREQUENCIES UP TO 20 kHz BY SINUSOIDAL SIGNAL-GENERATOR METHOD

$25.00 $51.00