JEDEC JESD 82-28A

FULLY BUFFERED DIMM DESIGN FOR TEST, DESIGN FOR VALIDATION (DFx)

JEDEC Solid State Technology Association, 07/01/2008

Publisher: JEDEC

File Format: PDF

$81.00$163.00

Description

Published:01/07/2008

Pages:106

File Size:1 file , 3.9 MB

Note:This product is unavailable in Russia, Ukraine, Belarus

This FBDIMM DFx document covers Design for Test, Design for Manufacturing and Design for Validation (DFx) requirements and implementation guidelines for Fully Buffered DIMM technology.

More JEDEC standard pdf

JEDEC JESD 22-A115B

ELECTROSTATIC DISCHARGE (ESD) SENSITIVITY TESTING MACHINE MODEL (MM)

$27.00 $54.00

JEDEC JESD 35-A

PROCEDURE FOR WAFER-LEVEL-TESTING OF THIN DIELECTRICS

$43.00 $87.00

JEDEC JESD 209B

LOW POWER DOUBLE DATA RATE (LPDDR) SDRAM STANDARD

$58.00 $116.00

JEDEC JEP133C

GUIDE FOR THE PRODUCTION AND ACQUISITION OF RADIATION-HARDNESS ASSURED MULTICHIP MODULES AND HYBRID MICROCIRCUITS

$39.00 $78.00