JEDEC JESD11

CHIP CARRIER PINOUTS STANDARDIZED FOR CMOS 4000, HC AND HCT SERIES OF LOGIC CIRCUITS

JEDEC Solid State Technology Association, 12/01/1984

Publisher: JEDEC

File Format: PDF

$26.00$53.00

Published:01/12/1984

Pages:12

File Size:1 file , 110 KB

Note:This product is unavailable in Russia, Ukraine, Belarus

This standard indicates the procedures used to convert existing DIP and flat packages for digital parts (SSI & MSI) to chip carrier packages.

Charged Device Model Testing of Integrated Circuits

$145.00 $291.54

For Electrostatic Discharge Sensitivity Testing Charged Device Model (CDM) Device Level

$146.00 $292.43

High Bandwidth Memory DRAM (HBM3)

$147.00 $295.25

Guidelines for Measuring the Threshold Voltage (VT) of SiC MOSFETs

$104.00 $209.99